

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/615,171	07/09/2003	Evgueniy Nikolov Stefanov	ONS00393	7154
7590 07/27/2004			EXAMINER	
James J. Stipa		WARREN, MATTHEW E		
Semiconductor Components Industries, L.L.C. Patent Administration Dept - MD/A700 P.O. Box 62890 Phoenix, AZ 85082-2890			ART UNIT	PAPER NUMBER
			2815	
			DATE MAILED: 07/27/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
Office Action Summary		10/615,171	STEFANOV ET A	AL.			
		Examiner	Art Unit)			
		Matthew E Warren	2815	pu pu			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
1)⊠	Responsive to communication(s) filed on 03	3 May 2004.					
2a) <u></u> □	This action is FINAL . 2b)⊠ T	his action is non-final.					
3) 🗌	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims							
5)□ 6)⊠ 7)□	4) Claim(s) 1-20 is/are pending in the application. 4a) Of the above claim(s) 16-20 is/are withdrawn from consideration. 5) Claim(s) is/are allowed. 6) Claim(s) 1-15 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or election requirement.						
Applicati	ion Papers						
9)	The specification is objected to by the Exam	iner.					
10)	10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority ι	under 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
2) Notic 3) Inform	t(s) te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/ tr No(s)/Mail Date 7/9/03.	Pape	riew Summary (PTO-413) r No(s)/Mail Date e of Informal Patent Application (PT :	O-152)			

Art Unit: 2815

DETAILED ACTION

This Office Action is in response to the Election filed on May 3, 2004.

Election/Restrictions

Applicant's election with traverse of Claims 1-15 in the reply filed on May 3, 2004 is acknowledged. The traversal is on the ground(s) that method claims 16-20 would not cause an undue burden to the examiner. This is not found persuasive because the two inventions are classified in two separate classes. An examiner who specializes in one class would find it difficult to conduct a thorough search of another class. A burden is placed on the examiner in such a situation. The restriction has show that the two inventions are separate and distinct, the requirement is still deemed proper, and is therefore made FINAL.

Claims 16-20 are withdrawn from further consideration pursuant to 37 CFR 1.142(b), as being drawn to a nonelected invention, there being no allowable generic or linking claim.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Art Unit: 2815

Claims 1-4, 6-13, and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wang et al. (US 6,365,924 B1) in view of Mori (US 4,246,594).

In re claim 1, Wang et al. shows (fig. 3) a high frequency integrated circuit structure comprising: a body semiconductor material having a plurality of isolated active regions, and internal circuitry formed in a first active region (col. 1, lines 24-30). A first silicon controlled rectifier device is formed in a second active region, the first silicon controlled rectifier device comprising a first doped region of a first conductivity type (P substrate), a buried layer of a second conductivity type (N well), a second well region of the first conductivity type (P base), and a second doped region of the second conductivity type (124). A second silicon controlled rectifier device comprises a third doped region of the first conductivity type (122), the second well region (P base), the buried layer (N well), and a fourth doped region of the second conductivity type (112), wherein the first and second silicon controlled rectifier devices are coupled to the internal circuitry and form an ESD structure for protecting the internal circuitry against positive and negative ESD stresses (col. 4, lines 17-28). Wang shows all of the elements of the claims except the first well region of the first conductivity type. Mori shows (fig. 3a) a high speed switching device having a first doped region of a first conductivity type (P+ substrate 24), a first well region of the first conductivity type (P layer 26), and a buried region of the second conductivity type (N+ buried layer 122). With such a configuration, the substrate capacitance is lowered and the withstand voltage is increased (col. 4, lines 25-49). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to

Art Unit: 2815

modify the SCR protection structure of Wang by adding a first well region of the first conductivity type to the substrate as taught by Mori to lower the substrate capacitance and increase the withstand voltage.

In re claim 2, Mori shows (fig. 3a) that the body of semiconductor material comprises a semiconductor wafer having the first conductivity type (P+ substrate 24), a first semiconductor layer formed over the semiconductor wafer, wherein the first semiconductor layer comprises the first conductivity type (P layer 26), wherein the first semiconductor layer has a lower dopant concentration than the semiconductor wafer. The buried layer (N+ layer 12₂) is formed over the first semiconductor layer and a second semiconductor layer is formed over the buried layer, wherein the second semiconductor layer comprises the second conductivity type (14) and has a lower dopant concentration than the buried layer (N+), Wang et al. shows (fig. 3) that the first and second wells (P base) are formed in the second semiconductor layer, and wherein the first and fourth (124 and 120) doped regions are in the first well, and wherein second and third (112 and 122) doped regions are in the second well.

In re claim 3, Wang et al. shows (fig. 3) that a first ohmic contact (K) couples the first and fourth doped regions and that a second ohmic contact (A) couples the second and third doped regions.

In re claims 4 and 8, Mori shows (fig. 3a) deep isolation or deep contact trenches (28) extending from a surface of the second semiconductor layer into the substrate to form isolation for the switching or thyristor devices (S22 and S13).

Art Unit: 2815

In re claims 6 and 7, the references do not show that the first semiconductor layer has a dopant concentration of approximately 1.0 x10¹³ atoms/cm³ or that the semiconductor layer has a thickness from about 1.5 microns to about 3.0 microns. However, It would have been obvious to one of ordinary skill in the art at the time the invention was made to form the semiconductor layer having the specified doping concentration or thickness, since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

In re claim 9, Wang et al. shows (fig. 3) a symmetrical SCR device comprising: a first semiconductor layer of a first conductivity type (N well), first and second wells (P base) comprising a second conductivity type formed in the semiconductor layer, wherein the first and second wells are spaced apart. First and second doped regions (124 and 120) are formed in the first well, wherein the first doped region comprises the first conductivity type and the second doped region comprises the second conductivity type. The first and second doped regions are electrically coupled by contact K. Third and fourth doped regions (112 and 122) are formed in the second well, wherein the third doped region comprises the first conductivity type and the fourth doped region comprises the second conductivity type. The third and fourth doped regions are electrically coupled contact A. Wang shows all of the elements of the claims except a second semiconductor layer of the first conductivity type formed over the first

Art Unit: 2815

semiconductor layer, wherein the second semiconductor layer has a lower dopant concentration than the first semiconductor layer. Mori shows (fig. 3a) a high speed switching device having a first semiconductor layer of the first conductivity type (N+ buried layer 12₂) and second semiconductor layer (N layer 14) of the first conductivity type, wherein the second semiconductor layer has a lower dopant concentration than the first semiconductor layer. With such a configuration, the substrate capacitance is lowered and the withstand voltage is increased (col. 4, lines 25-49). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the SCR protection structure of Wang by adding a second semiconductor layer of the first conductivity type to the substrate as taught by Mori to lower the substrate capacitance and increase the withstand voltage.

In re claim 10, Mori shows (fig. 3a) a semiconductor substrate of the second conductivity type (P+ substrate 24), a fourth semiconductor layer of the second conductivity type (P layer 26) formed over the semiconductor substrate, wherein the first semiconductor layer is formed over the fourth semiconductor layer, and wherein the fourth semiconductor layer has a lower dopant concentration than the semiconductor substrate.

In re claim 11, the references do not show that the first semiconductor layer has a dopant concentration of approximately 1.0 x10¹³ atoms/cm³ or that the semiconductor layer has a thickness from about 1.5 microns to about 3.0 microns. However, It would have been obvious to one of ordinary skill in the art at the time the invention was made to form the semiconductor layer having the

Art Unit: 2815

specified doping concentration or thickness, since it has been held that discovering an optimum value of a result effective variable involves only routine skill in the art. In re Boesch, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

In re claims 12 and 13, Mori shows (fig. 3a) deep isolation or deep contact trenches (28) extending from a surface of the second semiconductor layer into the substrate to form isolation for the switching or thyristor devices (S22 and S13).

In re claim 15, Wang shows (fig. 3) that the first conductivity type is n-type and the second conductivity type is p-type.

Claims 5 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Wang et al. (US 6,365,924 B1) in view of Mori (US 4,246,594) as applied to claims 1, 2, and 9 above, and further in view of Duvvury et al. (US 6,365,940 B1).

In re claims 5 and 14, neither Wang nor Mori show a field dielectric region between first and second wells, which Duvvury et al. shows in figure 2 (FOX regions 236) to provide isolation between the wells. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the SCR of Wang and Mori by providing field dielectric regions as taught by Duvvury to provide isolation between wells.

Application/Control Number: 10/615,171 Page 8

Art Unit: 2815

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew E Warren whose telephone number is (571) 272-1737. The examiner can normally be reached on Mon-Thur and alternating Fri 9:00-5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (571) 272-1664. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

10m / Nouni

TOM THOMAS SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800

MEW MEW July 25, 2004